

## Z87100

# PN MODULATOR WIRELESS TRANSMITTER

#### **FEATURES**

Part	ROM	RAM*	Package
	(Kbytes)	(Bytes)	Information
Z87100	1	124	18-pin DIP & SOIC

Note: \*General-Purpose

- 3.0V to 5.5V Operating Range
- On-Chip PN Modulator for Spread Spectrum Communications
- ROM-Programmable PN Codes, up to 256 Bits ("Chips")
- Fast Instruction Pointer 1.0 µs @ 12 MHz
- Two Standby Modes STOP and HALT
- 12 Input/Output Lines (One with Comparator Input)

- Two Programmable 8-Bit Counter/Timers
- 6-Bit Programmable Prescaler
- Six Vectored, Priority Interrupts (Two External, One Software Generated)
- Maximum Clock Speed of 12 MHz
- Watch-Dog/Power-On Reset Timer
- Analog Comparator with Programmable Interrupt Polarity
- On-Chip Oscillator that Accepts a RC, or External Clock Drive
- Low EMI Noise Mode
- 0° to +70°C Ultra-Low Power Operation at 10 kHz

#### GENERAL DESCRIPTION

The Z87100 Wireless Controller is a member of the Z8<sup>®</sup> single-chip microcontroller family and is manufactured in CMOS technology. Zilog's CMOS Z87100 microcontroller offers fast execution, efficient use of memory, sophisticated interrupts, input/output bit manipulation capabilities, and easy hardware/software system expansion along with low cost and low power consumption.

The Z87100 architecture is based on Zilog's 8-bit micro-controller core with the addition of an Expanded Register File which allows access to register mapped peripheral and I/O circuits. The Z87100 offers a flexible I/O scheme and a number of ancillary features that are useful in many consumer, industrial, automotive, and advanced scientific applications.

The Z87100 is designed with specific features for wireless spread spectrum applications using direct sequence pseudo-noise (PN) modulation. With up to 256 bits ("chips") of

specially designated "PN ROM", one or more PN code sequences may be stored and used to PN-modulate data generated by the Z87100. PN modulation is synchronous with the data, using an integer number of PN chips per data bit.

The Z87100 features an Internal Time Base Counter which provides a real time clock for Stop-Mode Recovery or interrupt at programmable intervals of 0.25 seconds, one second, one minute and one hour. This requires an external clock oscillator signal at 32.768 kHz.

Special PN modulator control registers allow the user to select the desired PN modulator outputs, to choose the PN clock source and PN sequence start address in PN ROM, to stop/start and enable/disable the PN modulator, and to determine whether a complete PN code sequence is modulated against a single bit or an integer fraction or multiple of a single bit. The PN-modulated data may then be used

### **GENERAL DESCRIPTION** (Continued)

with an external modulator and RF section to form a complete wireless spread spectrum transmitter.

The device's many applications demand powerful I/O capabilities. The Wireless Controller fulfills this with 12 pins dedicated to input and output. These lines are grouped into two ports, and are configurable under software control to provide timing, status signals, or parallel I/O.

Three basic address spaces are available to support this wide range of configurations; Program Memory, Register

File, and Expanded Register File. The Register File is composed of 124 bytes of General-Purpose Registers, two I/O Port registers and fifteen Control and Status registers. The Expanded Register File consists of two port registers, four control registers and six PN modulator registers.

With powerful peripheral features such as on-board comparators, counter/timers, Watch-Dog Timer, and PN modulator, the Z87100 meets the needs for most sophisticated wireless and low-power controller applications (Figure 1).




Figure 1. Functional Block Diagram

### **PIN DESCRIPTION**

Table 1. 18-Pin DIP/SOIC Pin Identification

No	Symbol	Function	Direction
1-4	P24-27	Port 2, Pins 4, 5, 6, 7	In/Output
5	V <sub>CC</sub>	Power Supply	Input
6	RC2	RC Oscillator Clock	Output
7	RC1	RC Oscillator Clock	Input
8-9	P31, P33	Port 3, Pins 1, 3	Fixed Input
10	TMBASE	Time Base Clock	Input
11	GND	Ground	Input
12-13	P35-36	Port 3, Pins 5, 6	Fixed Output
14	GND	Ground	Input
15-18	P20-23	Port 2, Pins 0, 1, 2, 3	In/Output




Figure 2. 18-Pin DIP/SOIC Pin Configuration

### **ABSOLUTE MAXIMUM RATING**

Sym	Description	Min	Max	Units
$V_{CC}$	Supply Voltage*	-0.3	+7.0	V
$T_{STG}$	Storage Temp	-65	+150	С
T <sub>A</sub>	Oper Ambient Temp	†		С

#### Notes:

- 1. \*Voltage on all pins with respect to GND.
- 2. † See Ordering Information

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended period may affect device reliability.

#### STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to ground. Positive current flows into the referenced pin (Figure 3).




Figure 3. Test Load Configuration

### DC ELECTRICAL CHARACTERISTICS

			$T_A = 0$ °C	to +70°C	Typical			
Sym	Parameter	$v_{cc}$	Min	Max	@ 25°C	Units	Conditions	Notes
	Max Input	3.0V		12		V	I <sub>IN</sub> ≤ 250 μA	
	Voltage	5.5V		12		V	$I_{\text{IN}} \leq 250 \mu\text{A}$	
$\overline{V_{CH}}$	Clock Input	3.0V	0.9 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.4	V	Driven by External Clock	
	High Voltage	5.5V	0.9 V <sub>CC</sub>	V <sub>CC</sub> +0.3	3.9	V	Generator	
$\overline{V_{CL}}$	Clock Input	3.0V	V <sub>SS</sub> -0.3	0.2 V <sub>CC</sub>	1.6	V	Driven by External Clock	
<b>0</b> -	Low Voltage	5.5V	V <sub>SS</sub> -0.3	0.2 V <sub>CC</sub>	2.7	V	Generator	
$V_{IH}$	Input High	3.0V	0.7 V <sub>CC</sub>	V <sub>CC</sub> +0.3	1.8	V		
	Voltage	5.5V	0.7 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.8	V		
$\overline{V_{IL}}$	Input Low	3.0V	V <sub>SS</sub> -0.3	0.2 V <sub>CC</sub>	1.0	V		
	Voltage	5.5V	$V_{SS}$ -0.3	0.2 V <sub>CC</sub>	1.5	V		
$\overline{V_{OH}}$	Output High	3.0V	V <sub>CC</sub> −0.4		3.1	V	$I_{OH} = -2.0 \text{ mA}$	
	Voltage	5.5V	$V_{CC}$ –0.4		4.8	V	$I_{OH} = -2.0 \text{ mA}$	
$V_{OL1}$	Output Low	3.0V		0.8	0.2	V	I <sub>OL</sub> =+4.0 mA	
	Voltage	5.5V		0.4	0.1	V	$I_{OL}$ =+4.0 mA	
$\overline{V_{OL2}}$	Output Low	3.0V		1.0	0.4	V	I <sub>OL</sub> = 6 mA, 3 Pin Max	
	Voltage	5.5V		1.0	0.5	V	$I_O = +12 \text{ mA}, 3 \text{ Pin Max}$	
$\overline{V_{OFFSET}}$	Comparator	3.0V		25	10	mV		
OTTOLT	Input Offset Voltage	5.5V		25	10	mV		
$\overline{I_{\text{IL}}}$	Input Leakage	3.0V	-1.0	1.0		μΑ	$V_{IN} = O_{V}, V_{CC}$	
	(Input bias current of comparator)	5.5V	-1.0	1.0		μΑ	$V_{IN} = O_{V_1} V_{CC}$	

### **DC ELECTRICAL CHARACTERISTICS** (Continued)

			T <sub>A</sub> = 0°C	to +70°C	Typical			
Sym	Parameter	$v_{cc}$	Min	Max	@ 25°C	Units	Conditions	Notes
I <sub>OL</sub>	Output	3.0V	-1.0	1.0		μΑ	$V_{IN} = O_{V}, V_{CC}$	
	Leakage	5.5V	-1.0	1.0		μΑ	$V_{IN} = O_{V}, V_{CC}$	
I <sub>CC</sub>	Supply Current	3.0V		8.0	4.5	mA	@ 12 MHz	2,3
		5.5V		15	9.0	mΑ	@ 12 MHz	2,3
		4.5V		15	10	μΑ	10 kHz; external RC	2,3
l <sub>CC1</sub>	Standby	3.0V		4.5	2.0	mΑ	HALT mode V <sub>IN</sub> =0 <sub>V</sub> , V <sub>CC</sub>	2,3
	Current	5.5V		7.0	4.0	mΑ	@12 MHz	
	(HALT mode)						HALT mode V <sub>IN</sub> =0V,	2,3
							V <sub>CC</sub> @ 12 MHz	
		3.0V		2.0	1.0	mΑ	Clock Divide-by-16	2,3
		5.5V		4.5	2.5	mΑ	@12 MHz	
							Clock Divide-by-16	2,3
							@ 12 MHz	
$I_{CC2}$	Standby	3.0V		10	1.0	μΑ	STOP mode $V_{IN} = O_{V_7}$	4,7
	Current	5.5V		10	3.0	μΑ	V <sub>CC</sub> WDT is not Running	
	(STOP mode)						STOP mode $V_{IN} = O_{V}$ ,	4,7
							V <sub>CC</sub> WDT is not Running	
		3.0V		TBD	160	μΑ	STOP mode V <sub>IN</sub> = O <sub>V</sub> ,	4,7
		5.5V		TBD	200	μA	V <sub>CC</sub> WDT is Running	
							STOP mode $V_{IN} = O_{V}$	4,7
							V <sub>CC</sub> WDT is Running	
		5.5V		12	5	μА	STOP mode;	6,7
		0.0 V		12	Ü	μιτ	TMBASE=32.768 kHz;	0,1
							WDT is not Running	
T <sub>POR</sub>	Power-On	3.0V	7	24	13	ms		
-	Reset	5.5V	3	13	7	ms		
$\overline{V_{LV}}$	V <sub>CC</sub> Low		1.50	2.65	2.1	V	2 MHz max Ext. CLK	1
	Voltage						Freq.	

#### Notes:

- 1.  $V_{LV}$  increases as the temperature decreases.
- 2. All outputs unloaded, I/O pins floating, inputs at either rail, TMBASE clock input grounded.
- 3.  $C_{L1} = C_{L2} = 100 \text{ pF}$
- 4. Same as note 2 except inputs at  $V_{CC}$ .
- 5. Low EMI oscillator selected; SCLK = RC1/2;
  - 10 kHz external oscillator with the comparator not enabled 10  $\mu$ A.
  - 10 kHz external oscillator with the comparator enabled 310  $\mu A$
  - RC selected for WDT; 10 kHz RC oscillator
  - (corresponding to R =  $1.2M\Omega$  C~ 68 pF), comparator is off.
- 6. Z8 in STOP moderate off; Z8 in STOP mode; WDT off.
  - TMBASE selected; as Z8 system clock source
- Time base counter enabled;  $V_{CC} = 5.5V$ .
- 7. Analog Comparator disabled

Z87100 Wireless Transmitter

### **AC ELECTRICAL CHARACTERISTICS**




Figure 4. Additional Timing

### **AC ELECTRICAL CHARACTERISTICS**

				* *	to +70°C		
No	Sym	Parameter	V <sub>CC</sub>	12   Min	MHz Max	Units	Notes
1	TpC	Input Clock Period	3.3V	83	100,000	ns	1
'	TPC	input Clock Fellou	5.0V	83	100,000	ns	1
2	TrC,TfC	Clock Input Rise	3.3V	00	15	ns	1
2	110,110	and Fall Times	5.0V		15	ns	1
3	TwC	Input Clock Width	3.3V	26	10	ns	1
3	IWC	input Clock Width	5.0V	26 26		ns	1
4	TwTinL	Timer Input	3.3V	100		ns	1
4	IWIIIL	Low Width	5.0V	70			_
_	T. T. 11					ns	1
5	TwTinH	Timer Input	3.3V	3TpC			1
_		High Width	5.0V	3TpC			1
6	TpTi	Timer Input Period	3.3V	8TpC			1
		<del></del>	5.0V	8TpC	400		11
7	TrTin,	Timer Input Rise	3.3V		100	ns	1
	TtTin	and Fall Timer	5.0V		100	ns	1
8	TwIL	Int. Request	3.3V	100		ns	1,2
		Low Time	5.0V	70		ns	1,2
9	TwIH	Int. Request High	3.3V	3ТрС			1,2
		Time	5.0V	3TpC			1,2
10	Twsm	Stop-Mode	3.3V	12		ns	
		Recovery	5.0V	12		ns	
		Width Spec					
11	Tost	RC Oscillator	3.3V		5TpC	ms	Reg.4
		Start-up Time	5.0V		5TpC	ms	
	Twdt	Watch-Dog Timer	3.3V	15		ms	D0=0 5
		Refresh Time	5.0V	5		ms	D1=05
			3.3V	30		ms	D0=15
			5.0V	16		ms	D1=05
			3.3V	60		ms	D0=05
			5.0V	25		ms	D1=15
			3.3V	250		ms	D0=15
			5.0V	120		ms	D1=15

#### Notes:

- Timing Reference uses 0.9 V<sub>CC</sub> for a logic 1 and 0.1 V<sub>CC</sub> for a logic 0.
   Interrupt request through Port 3 (P33-P31)
   5.0V ±0.5V, 3.3V ±0.3V

- 4. SMR-D5 = 0
- 5. WDT Oscillator only.

Zilog Wireless Transmitter

#### **PIN FUNCTIONS**

RC1 (RC Oscillator input). This pin connects an external RC network or an external single-phase clock to the onchip RC oscillator.

RC2 (RC Oscillator output). This pin connects an external RC network to the on-chip RC oscillator.

**TMBASE (Time Base Counter Clock Input).** This pin connects an external 32 kHz clock signal to the input of an on-chip Time Base Counter.

As a mask option, the Z87100 can be configured to initialize ("cold start") using either RC or TMBASE. Consequently, the Z87100 can be operated with either or both RC and TMBASE clock sources.





Figure 5. Port 2 Configuration (P21-P26)

DS96WRL0700 PRELIMINARY 3-9

### **PIN FUNCTIONS** (Continued)

**Port 2 (P27-P20).** Port 2 is an 8-bit, bidirectional, CMOS compatible I/O port. These 8 I/O lines can be configured under software control to be an input or output, independently. Input buffers are Schmitt-triggered. Pins programmed as outputs may be globally programmed as either push-pull or open-drain (Figure 6). In addition, when

the PN modulator is enabled, and the appropriate pins are programmed as outputs, P20 may be programmed as the unspread data-out from the PN modulator. To provide a monitor of this unspread data signal, P27 may similarly be programmed as the data clock output.







Figure 6. Port 2 Configuration (P20-P27)

Port 3 (P36-P31). Port 3 is a 4-bit, CMOS-compatible port. These four lines consist of two fixed inputs (P31, P33) and two fixed outputs (P36-P35). P31 and P33 are standard CMOS inputs (no auto latch) and P35 and P36 are pushpull outputs. An on-board comparator can process analog signals on P31 with reference to the voltage on P33, where this analog function is enabled by programming Port 3 Mode Register (bit 1). P31 is programmable as falling, ris-

ing, or both edge triggered interrupts (IRQ register bits 6 and 7). Access to Counter/Timer 1 is made through P31 ( $T_{IN}$ ) and P36 ( $T_{OUT}$ ).

When the PN modulator is enabled, P35 is automatically configured as the output for the PN spread data, and, if desired, P36 may be programmed as the PN clock output (Figures 7 and 8).






Figure 7. Port 3 Configuration (P31, P33)

DS96WRL0700 PRELIMINARY 3-11

### **PIN FUNCTIONS** (Continued)




Figure 8. Port 3 Configuration (P35,P36)

PORT Configuration Register (PCON). The PORT Configuration Register (PCON) configures the ports to support comparator output on Port 3, low EMI noise on Ports 2 and 3, and low EMI noise oscillator. The PCON Register is located in the Expanded Register File at bank F, location 00 (Figure 7). Bit 0 controls the comparator use in Port 3. A 1 in this location brings the comparator output to P35 (Figure 9), and a 0 releases the port to its standard I/O configuration. Bits 5 and 6 of this register configure ports 2 and 3, respectively, for low EMI operation. A 1 in these locations configures the corresponding port for standard operation, and a 0 configures the port for low EMI operation. Finally, bit 7 of the PCON Register controls the low EMI noise oscillator. A 1 in this location configures the oscillator with standard drive, while a 0 configures the oscillator with low noise drive.

**Low EMI Option.** The Z87100 can be programmed to operate in a low EMI emission mode by the PCON register. The RC oscillator and all I/O ports can be programmed as low EMI emission mode independently. Use of this feature results in:

- Less than 1 mA current consumption during the HALT mode.
- The pre-drivers slew rate reduced to 10 ns typical.
- Low EMI output drivers have resistance of 200 ohms (typical).
- Internal SLCK/TCLK operation limited to a maximum of 4 MHz (250 ns cycle time).

With bit 7 of the PCON register, the gain of the RC oscillator may be selected: standard gain is intended for high performance, high speed circuits, while the low gain option is intended for low speed, low EMI, and low current consumption applications.

Comparator Inputs. Port 3, P31 has a comparator front end where the comparator reference voltage is provided by P33. In analog mode, the P33 input functions as a reference voltage to the comparators. The internal P33 register and its corresponding IRQ1 are connected to the Stop-Mode Recovery source selected by the SMR. In this mode, any of the Stop-Mode Recovery sources are used to toggle the P33 bit or generate IRQ1. In digital mode, P33 can be used as a P33 register input or IRQ1 source (Figure 9).

When P3M is programmed for analog inputs on port 3 (Bit D1=1) that power to the comparator is on and the current used is 300  $\mu A$  if  $V_{REF}$  is  $V_{CC},$  and , 50  $\mu A$  if  $V_{REF}$  is  $V_{DD}.$  When comparator is digital (Bit D1=0) the comparator is off




Figure 9. PORT Configuration Register (PCON)

### **FUNCTIONAL DESCRIPTION**

The Z8<sup>®</sup> Wireless Controller incorporates special functions to enhance the Z8's application in consumer, automotive, industrial, scientific research, and advanced technology applications.

**RESET.** The device can be reset through one of the following mechanisms:

- Power-On Reset
- Watch-Dog Timer
- Stop-Mode Recovery Source

The device does not re-initialize the WDTMR, SMR, P2M, or P3M registers to their reset values on a Stop-Mode Recovery operation.

**Program Memory.** The Z87100 can address up to 1 Kbytes of internal program memory (Figure 10). The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. Byte 13 to byte 1023 consists of on-chip, mask-programmed ROM.

**ROM Protect.** The 1 Kbytes of Program Memory are mask programmable. A ROM protect feature will prevent "dumping" of the ROM contents by inhibiting execution of the LDC and LDCI instructions to program memory in all modes.

Expanded Register File. The register file has been expanded to allow for additional system control registers and for mapping of additional peripheral devices and input/output ports into the register address area. The Z8 register address space R0 through R15 is implemented as 16 groups of 16 registers per group. These register groups are known as the ERF (Expanded Register File). Bits 3-0 of the Register Pointer (RP) select the active ERF group. Bits 7-4 of register RP select the working register group (Figure 11). Three system configuration registers reside in the Expanded Register File address space in Bank F. while six PN modulator registers reside in Bank C. The rest of the Expanded Register addressing space is not physically implemented and is open for future expansion. To write to the ERF, the upper nibble of the RP must be zero. To write to the rest of the register file, the lower nibble must be zero.

Antiheroine using Zilog's cross assembler Version 2.1 or earlier, use the LD RP, #0X instruction rather than the SRP #0X instruction to access the ERF.




Figure 10. Program Memory Map




Figure 11. Expanded Register File Architecture




Figure 12. Register Pointer

**Register File.** The Register File consists of two I/O port registers, 124 general-purpose registers, 15 control and status registers, and ten system configuration registers in the Expanded Register Group, including six registers in

support of the PN modulator. The instructions can access registers directly or indirectly through an 8-bit address field, allowing use of a short 4-bit register address with the Register Pointer. In the 4-bit mode, the Register File is divided into 16 working register groups, each occupying 16 continuous locations. The Register Pointer addresses the starting location of the active working-register group.

Caution: D4 of Control Register P01M (R248) must be 0. If the Z87100 is emulated by Z86C90, D4 of P01M has to change to 0 before submission to ROM code.

**GPR.** The Z87100 has one extra general-purpose register located at %FE(R254).




Figure 13. Register Pointer

**Stack.** The Z87100 has an 8-bit Stack Pointer (R255) used for the internal stack that resides within the 124 general-purpose registers.

**Counter/Timers.** There are two 8-bit programmable counter/timers (T0-T1), each driven by its own 6-bit programmable prescaler. The T1 prescaler can be driven by internal or external clock sources, however, the T0 prescaler is driven by the internal clock only (Figure 14).




Figure 14. Counter/Timer Block Diagram

The 6-bit Prescaler divide the input frequency of the clock source by any integer number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request, IRQ4 (T0) or IRQ5 (T1), is generated.

The counters are programmed to start, stop, restart to continue, or restart from the initial value. The counters can also be programmed to stop upon reaching zero (single-pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode).

The counters, but not the Prescaler, may be read at any time without disturbing their value or count mode. The clock source for T1 is user-definable and can be either the internal microprocessor clock divided by four, or an exter-

nal signal input through Port 3. The Timer Mode register configures the external timer input (P31) as an external clock, a trigger input that can be retriggerable or non-retriggerable, or as a gate input for the internal clock. Port 3, line P36 serves as a timer output  $(T_{OUT})$  through which T0, T1 or the internal clock can be output. The counter/timers can be cascaded by connecting the T0 output to the input of T1.

Interrupts. The Z87100 has six different interrupts from six different sources. The interrupts are maskable and prioritized (Figure 15). The six sources are divided as follows; two sources are claimed by Port 3 lines P31 and P33, two sources in the counter/timers, one source for the PN modulator and one source for the time base generator. The Interrupt Mask Register globally or singularly enables or disables the six interrupt requests (Table 2).




Figure 15. Interrupt Block Diagram

Table 2. Interrupt Types, Sources, and Vectors

Name	Source	Vector Location	Comments
IRQ0	Time Base	0, 1	Internal, Rising/Falling Edge Triggered
IRQ1	IRQ1	2, 3	External (P33), Falling Edge Triggered
IRQ2	IRQ2, TIN	4, 5	External (P31), Rising/Falling Edge Triggered
IRQ3	Software/PN Modulator	6, 7	Software Generated/Internal*
IRQ4	T0	8, 9	Internal
IRQ5	TI	10, 11	Internal

#### Notes:

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register. An interrupt machine cycle is activated when an interrupt request is granted. This disables all subsequent interrupts, saves the Program Counter and Status Flags, and then branches to the program memory vector location reserved for that interrupt. All Z87100 interrupts are vectored through locations in the program memory. This memory location and the next byte contain the 16-bit starting address of the interrupt service routine for that particular interrupt request.

To accommodate polled interrupt systems, interrupt inputs are masked and the interrupt request register is polled to determine which of the interrupt requests needs services. When the PN modulator is disabled, IRQ3 has no hardware source but can be invoked by software by setting bit D3 of the IRQ register to 1. When the PN modulator is enabled, an interrupt will be mapped to IRQ3 after the contents of the PN modulator's data hold register have been loaded into the modulator's data shift register.

An interrupt resulting from AN1 (P31) is mapped into IRQ2, and an interrupt from the time base generator is mapped into IRQ0. Interrupts IRQ2 and IRQ0 may be rising, falling, or both-edge triggered, and are programmable by the user. The software can poll to identify the state of the pin. For IRQ0 and the time base generator, selection of the trigger edge is not critical but should not be changed once selected.

The programming bits for the INTERRUPT EDGE SE-LECT are located in the IRQ register (R250), bits D7 and D6. The configuration is shown in Table 3.

Table 3. IRQ0 and IRQ2 Interrupt Edge Programming

IRQ Register D7	IRQ Register D6	P31	Interrupt Edge Time Base
0	0	F	F
0	1	F	R
1	0	R	F
1	1	R/F	R/F

#### Notes:

F = Falling Edge R = Rising Edge

**Clock.** The Z87100 derives its timing from an on-board RC oscillator referenced as RC or an external clock source applied to the time base counter input referenced as TM-BASE. The RC clock source is made of an internal oscillator and an external resistor and an optional external capacitor (See Figure 14).

The 2 terminals that are part of the RC oscillator are referenced as RC1 and RC2. The frequency of the clock signal generated by the RC oscillator cannot exceed 6 MHz. RC1 can also be driven by an external clock source, while RC2 remains unconnected. In this configuration the Z87100 can be clocked up to 12 MHz, when not in Low EMI mode. (4 MHz in Low EMI mode).

Both clock sources, RC and TMBASE, can be selected to drive the internal Z8 system clock, depending on the setting of a mask-programmed option bit.

The TMBASE clock input requires a 32.768 kHz clock signal when the TMBASE is enabled or when the TMBASE is selected to be the default oscillator. As a special feature of the Z87100, ICC current consumption is significantly reduced at a clock frequency of 10 kHz in low EMI noise mode.

<sup>\*</sup>When the PN Modulator is enabled, IRQ3 is an internal interrupt.




Figure 16. RC Oscillator Configuration

Table 4. Maximum Clock Value in Different Modes

	Standard Mode	Standard Mode	Low EMI	Low EMI
	SCLK=RC1/2	SCLK=RC1	SCLK= RC1/2	SCLK=RC1
Ext Clock	12 MHz	6 MHz	4 MHz	2 MHz
	(SCLK=6 MHz)	(SCLK = 6 MHz)	(SCLK = 2 MHz)	(SCLK = 2 MHz)
RC	6 MHz	3 MHz	1 MHz	500 kHz
	(SCLK = 3 MHz)	(SCLK = 3 MHz)	(SCLK = 500 kHz)	(SCLK = 500 kHz)

**Recovery Timer Circuit.** A timer circuit clocked by a dedicated on-board WDT oscillator or by the RC oscillator or TMBASE clock oscillator is used as a recovery timer. The timer allows  $V_{CC}$  and the oscillator circuit to stabilize before instruction execution begins. The recovery timer circuit is a one-shot timer triggered by one of the three conditions:

- Power Fail to Power OK status
- Stop-Mode Recovery (If D5 of SMR=1)
- WDT Time-Out

The recovery time is a nominal 5 ms using the internal WDT oscillator or, if used with the WDT, 256 clock cycles of the selected externally referenced oscillator. Bit 5 of the Stop Mode Register determines whether the recovery timer is bypassed after Stop-Mode Recovery.

HALT. The HALT instruction turns off the internal CPU clock but not the selected RC oscillator or TMBASE clock. The counter/timers and external interrupts IRQ0 and IRQ2 remain active. The device is recovered by interrupts, either externally or internally generated. After the interrupt, execution proceeds to the next instruction following the HALT instruction.

**STOP.** This instruction turns off the internal clock and the RC oscillation and reduces the standby current to 10  $\mu$ A or less. The STOP mode is terminated by either WDT timeout, POR, or SMR recovery. Either of these events causes the processor to restart the application program at address 000C (HEX). Note that the selected clock source, RC oscillator or TMBASE clock, remains active if bits 3 and 4 of the WDTMR are set. In this mode, only the watch-dog timer runs and the time base generator always remain on.

In order to enter STOP (or HALT) mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To do this, the user executes a NOP (opcode=FFH) immediately before the appropriate sleep instruction; i.e.,

FF	NOP; clear the pipeline
6F	STOP; enter STOP mode
or	
FF	NOP; clear the pipeline
7F	HALT; enter HALT mode

**PN Modulator**. The Z87100 incorporates a PN modulator to allow generation of a direct sequence spread spectrum data stream. Coupled with the appropriate transmitter circuitry, the Z87100 can support wireless and power line spread spectrum transmission.

The PN modulator of the Z87100 is shown in Figure 15. Major elements of the PN modulator include the PN ROM, the PN modulator control logic, the data hold and data shift registers, and the clock select multiplexor and PN and data clock generator.

As part of the PN modulator, a specially designated area of ROM (PN ROM) provides space for 256 bits ("chips") of one or more pseudorandom noise sequences. The PN modulator control logic accesses the PN ROM as a circular buffer and synchronously exclusive-or's (XORs) each chip of the sequence with the data bits loaded in the PN modulator's data shift register, thereby PN modulating the data. The PN code is accessed from the PN ROM beginning at a specified relative address (PNADDR, register %02 in bank C of the Expanded Register Group) until the chip corresponding to the PN code length (PNLEN, register %03 in bank C of the Expanded Register Group) is reached, at which point access continues again from the specified relative address.

The limits of the PN ROM address space are automatically resolved by the control logic so that the PN ROM is effectively a large circular buffer from which smaller circular buffers defined by PNLEN and PNADDR can be accessed. Operation and control of the circular buffer is transparent to the user. As long as the sum of code lengths is less than or equal to 256 chips, more than one PN sequence may be ROM programmed, with the choice of code or even a concatenation of codes to be used for transmission controlled by Z8 software and the values of PNADDR and PNLEN.

Contents of PN ROM are shifted out and XOR'ed with the contents of the data shift register. The rates at which the two streams are shifted are controlled by the PN and data clocks so that one or more PN chips are XOR'ed against a single data bit, where the number of PN chips is determined by the value of PNLEN. The reference clock for the PN modulator may be selected from the internal system clock (SCLK) or either of the two counter/timers (T0 and T1).

In nominal operation, the PN clock is defined by the selected reference clock, and the data clock is then generated as an integer fraction of the PN clock, where the integer is specified by PNLEN. In this way, each data bit can be synchronously modulated by a full PN code sequence as defined by PNLEN, PNADDR, and the contents of PN ROM. As a practical matter, this type of symbol-synchronous PN modulation allows the corresponding spread spectrum receiver to be designed with improved acquisition performance — since the PN and data modulation are synchronously related at the transmitter, PN acquisition at the receiver can simultaneously establish bit synchronization.

While nominal operation assumes that a single PN sequence of PNLEN chips corresponds to a single data bit as described above, the PN modulator additionally supports modes which allow 2 or 4 bits per PN sequence or 2 or 4 PN sequences per bit or an arbitrary relationship between the PN and data clocks. The specific relationship between the selected reference clock, the PN clock, and the data clock then depends upon the values of the PNLEN and DCLK registers.

The Z8 loads the data shift register of the PN modulator by writing to the PN modulator's 16-bit data hold register, Tx-BUFL and TxBUFH. As the last bit of the data shift register is shifted to be XOR'ed, the PN modulator's control logic loads the contents of the data hold register into the data shift register and triggers interrupt IRQ3. Loading of the next byte of data to TxBUFL and TxBUFH can thus be controlled by Z8 software through interrupts or through polling by using IRQ3.

Initiation of PN modulation is controlled by three control bits in the PNCON and TMBASE control registers: PN\_ENABLE,PN\_MODULATE,and MODULATE\_SELECT.

**PN\_ENABLE** (PNCON D0) enables the PN modulator by providing its circuitry with clock signals and configures IRQ3 and P35 of Port 3.

**PN\_MODULATE** (PNCON D6) initializes the PN ROM address counter to the start of the PN sequence, loads the data shift register with the contents of the data hold register, TxBUFH and TxBUFL, and, depending on the value of MODULATE\_SELECT, either begins PN modulation of the data or begins transmission of the unmodulated PN sequence.

MODULATE\_SELECT (TMBASE D4) controls whether the contents of the data hold register are clocked out to be PN modulated. If MODULATE\_SELECT is set to 0, the contents of PN ROM and the data hold register will then be clocked out to be XOR'ed together; otherwise, if MODULATE\_SELECT is set to 1, only the contents of PN ROM will be clocked out.

Typically, one would enable the PN modulator with PN\_ENABLE, select the desired PN code sequence from PN ROM using PNLEN and PNADDR, configure the desired PN and data clocks using REF\_CLOCK\_SELECT, DATA\_CLOCK\_MODE and DCLK, and select the desired outputs using PNCLKOUT\_ENABLE, PNDOUT\_ENABLE and PNDCLKOUT\_ENABLE. With the first data to be transmitted loaded in the data hold register TxBUFL and TXBUFH, transmission of PN modulated data or just the PN code sequence can then begin under control of PN\_MODULATE and MODULATE\_SELECT.

PN Modulator I/O. The Z87100 PN modulator outputs and inputs are multiplexed with the pins of Ports 2 and 3 according to Table 4. By enabling the PN modulator with PN\_ENABLE (D0 of PN Modulator Control Register 1, PNCON1), the PN-modulated data output, PNMODOUT, is automatically multiplexed to P35. Selection of the other PN modulator outputs, however, requires explicit enabling of the associated control bits in PNCON as well as PN\_ENABLE. In that way, as few as one or as many as four I/O pins may be used in operation of the PN modulator, depending upon the application's requirements.




Figure 17. Z87100 PN Modulator Conceptual Block Diagram

Table 5. PN Modulator Registers

Pin Name	Location	I/O	Function
PNDOUT	P20	output	unspread data output
PNDCLKOUT	P27	output	data clock output
PNMODOUT	P35	output	PN spread data output
PNCLKOUT	P36	output	PN clock output

### **PN Modulator Registers**

The PN modulator is supported by six read/write registers located in bank (C) of the Expanded Register Group: the PN modulator control register (PNCON) at %(C)00; the PN relative address register (PNADDR) at %(C)01; the PN code length register (PNLEN) at %(C)02; the PN modulator low-byte data hold register (TxBUFL) at %(C)03; the high-byte data hold register (TxBUFH) at %(C)04; and the data clock control register (DCLK) at %(C)05. Internally, the PN modulator also contains the data shift register for the chips and data bits to be XOR'ed.

#### **PNCON**

The PN control register, PNCON, shown in Figure 18 and located at %(C)00, controls the operation and configuration of the Z87100's PN modulator. PNCON provides the following control functions:




Figure 18. PN Modulator Control Register (PNCON)

**PN\_ENABLE** (PNCON D0) disables or enables the PN modulator. When disabled (PN\_ENABLE=0), clock signals to the PN modulator circuitry are discontinued, reducing the overall Z87100 power requirements. When enabled (PN\_ENABLE=1), the PN-spread output PNMODOUT is automatically directed to P35 of Port 3 and the pins indicated in Table 4 may, under program control, be selected as indicated.

Enabling the PN modulator further configures interrupt IRQ3 to monitor the status of the PN modulator's data shift register. IRQ3 will initially be cleared (set to 0) but will be set to 1 after the last bit of the data shift register's contents has been PN-modulated and the current contents of Tx-BUFL and TxBUFH have been automatically transferred to the data shift register. The user then has at most 16 data bit intervals in which to update TxBUFL and TxBUFH.

IRQ3 may be used to control data input to the PN modulator either as an interrupt or as a polled flag, depending on whether the EI instruction has been invoked. As an interrupt, IRQ3 will be automatically cleared as the interrupt is serviced; as a polled flag, IRQ3 must be cleared each time by manually setting bit 3 of the register to 0.

**REF\_CLOCK\_SELECT** (PNCON D1:D2) selects which of three sources (SCLK, T0, or T1) is used as the PN clock.

**PNCLKOUT\_ENABLE** (PNCON D3) when enabled (D3=1), selects P36 of Port 3 as the output pin for the PN modulator's PN clock. PN ENABLE must be set.

**PNDOUT\_ENABLE** (PNCON D4), when enabled (D5=1), selects P20 of Port 2 as the output pin for the unspread data stream. PN\_ENABLE must be set, and P20 must be configured as an output pin using P20OE of the P2M Port 2 Mode Register.

**PNDCLKOUT\_ENABLE** (PNCON D5), when enabled (D6=1), selects P27 of Port 2 as the output pin for the unspread data's clock. PN\_ENABLE must be set, and P27 must be configured as an output pin using P27OE of the P2M Port 2 Mode Register.

PN\_MODULATE (PNCON D6) turns the PN modulation function on and off, starting and stopping its operation once enabled by PN\_ENABLE. Setting PN\_MODULATE to 1 from 0 loads the data shift register with the current contents of the data hold register, TxBUFL and TxBUFH, and initializes the PN ROM address counter to the start of the PN sequence according to the value set in PNADDR. If MODULATE\_SELECT is set to 0, the contents of PN ROM and the data hold register will then be clocked out to be XOR'ed together; otherwise, if MODULATE\_SELECT is set to 1, only the contents of PN ROM will be clocked out.

Resetting PN\_MODULATE to 0 from 1 stops PN modulation after the current data byte is completely modulated; i.e., after either the high or low byte of the current contents of the 16-bit data shift register is completely modulated. The timing of the command to reset PN\_MODULATE must be monitored by the user, based on the number of cycles after IRQ3 was last raised, in order to insure that the desired byte is the last byte transmitted.

When instructed to stop, the contents of TxBUFL and TxBUFH will not be transferred to the data shift register. Setting PN\_MODULATE to 1 will then completely reinitiate PN modulation beginning with the PN sequence starting at PNADDR (i.e., the PN sequence will be reset) and with the data word to be modulated as currently stored in the PN modulator's data hold register, TxBUFL and TxBUFH. In effect, the data shift register contents are flushed when PN modulation is stopped.

DATA\_CLOCK\_MODE (PNCON D7) controls whether the data and PN clocks are integrally related. When DATA\_CLOCK\_MODE equals 0, the data and PN clocks are integrally related as determined by bits D0, D1, and D2 of register DCLK and the value of PNLEN. When DATA\_CLOCK\_MODE equals 1, the PN clock is determined by the selected reference clock and PNLEN while the data clock is independently determined by the reference clock and DCLK.

#### **PNADDR**

The PN relative address register, PNADDR at %(C)01, indicates the starting address within PN ROM to access the PN sequence to be used in modulation. Addressing is relative, with PNADDR=00H corresponding to the first PN chip contained in PN ROM, PNADDR=FFH corresponding to the last. The value of PNADDR must be set prior to starting operation of the PN modulator; writing to PNADDR while PN modulation is in process will give indeterminate results.

#### **PNLEN**

The PN code length register, PNLEN at %(C)02, indicates the number of PN chips to be accessed from PN ROM and modulated against each data bit. If the value of PNLEN plus PNADDR exceeds FFH, the PN modulator's control logic will automatically cycle through PN ROM so that a total of PNLEN chips are utilized. In some modes, the value of PNLEN also determines the data rate, where the PN modulator's data shift register is clocked by an integer multiple or fraction of the selected reference clock divided by PNLEN. The value of PNLEN must be set prior to starting operation of the PN modulator; writing to PNLEN while PN modulation is in process will give indeterminate results.

### **TxBUFL and TxBUFH**

The PN modulator's data hold register, TxBUFL at %(C)03 and TxBUFH at %(C)04, supports the loading of data bytes by the Z8 core for PN modulation. Data loading may be controlled either through software polling or interrupt using IRQ3. The time available to load data depends upon the transmit data rate, itself a function of the speed of the selected reference clock and the value of PNLEN, and, of course, upon the Z87100 clock.

Note that the data shift register is clocked by the dataclk. Data is shifted for PN modulation D15 first, D0 last in terms of the data loaded into TxBUFL and TxBUFH. The data shift register, as opposed to TxBUFL and TxBUFH, is not accessible by the CPU.

#### **DCLK**

The data clock control register, DCLK at %(C)05, determines the relationship within the PN modulator among the PN clock controlling the PN shift register (pnclk), the data clock controlling the data shift register (dataclk), and the selected reference clock (SCLK, or one of the two Z8 counter/timers). A conceptual drawing of the PN modulator's timing generator is shown in Figure 17, while Table 5 summarizes the following discussion of the various data clock modes.

When DATA\_CLOCK\_MODE (PNCON D7) is set to 0, the first three bits of DCLK (D2, D1, D0) establish an integral relationship between the data clock and the PN code sequence.

Nominal operation corresponds to DCLK D2=0, D1=0, and D0=0: the PN clock (pnclk) is then equal to the reference clock (refclk), and the data clock is equal to refclk divided by the value of PNLEN. In this way, a complete PN code sequence as defined by PNLEN corresponds to a single data bit. The PN modulator output is thus the PN sequence with its polarity determined by the value of the data bit.

With D2=0, non-zero values of D1 and D0 determine if refclk/PNLEN is further divided by 2D1 D0 to form the data clock. In other words,

pnclk = refclk,

 $dataclk = pnclk/(PNLEN \times 2D1 D0),$ 

As can be seen, a single data bit may correspond to 2, 4, or 8 PN sequences in this mode.

With D2=1, the PN clock is formed by dividing refclk by 4. The values of D1 and D0 then determine the relationship

of dataclk to refclk and can allow a single PN sequence to correspond to 2 or 4 data bits:

pnclk = refclk/4,

dataclk = refclk/(PNLEN x 2D1 D0) or, equivalently,

dataclk =  $(4/2D1 D0) \times pnclk/PNLEN$ .

When DATA\_CLOCK\_MODE (PNCON D7) is set to 1, the number of complete PN code sequences per data bit or number of data bits per single PN code sequence is not necessarily an integer. The PN clock is defined by refclk, while the data clock is determined as refclk/DCLK, using all 8 bits of DCLK. Although not likely to be used, DCLK = 00H corresponds to a value of 256. The transition edges of a single chip are still aligned with that of a bit transition, but the PN code cycle is not necessarily synchronous with data transitions.




Figure 19. Conceptual Block Diagram of PN Modulator Timing Generator

pnclk/(PNLENx2)

pnclk/DCLK

DATA\_CLOCKMODE **DCLK PNCLK DATACLK** xxxxx000 refclk pnclk/PNLEN 0 xxxxx001 refclk pnclk/(PNLENx2) pnclk/(PNLENx4) 0 xxxxx010 refclk pnclk/(PNLENx8) 0 xxxxx011 refclk 0 xxxxx100 refclk/4 4xpnclk/PNLEN 0 refclk/4 2xpnclk/PNLEN xxxxx101 refclk/4 pnclk/PNLEN 0 xxxxx110

refclk/4

refclk

xxxxx111

**DCLK** 

Table 6. Data and PN Clock Configuration

Time Base Generator. The time base generator can be used while the Z8 is in stop mode to initiate a stop-mode recovery or while the Z8 is operating to generate IRQ0 interrupts as a time-keeping pulse. If used while the Z8 is in stop mode, time-out will trigger a stop-mode recovery ("warm start") and reset the processor to address 000C (hex). Otherwise, time-out of the time base generator will set IRQ0 to 1. This mode can be used while the Z8 continues operation and a regular time base is desired, where IRQ0 can either be polled as a flag and manually cleared by the user or enabled as an interrupt and automatically cleared. The time base generator is programmable and can provide clock signals every .25 seconds, one second, one minute, or one hour, with control of the time base generator provided through the TMBASE register at %(C)06.

0

1

#### **TMBASE**

The time base generator control register, located at %(C)06 and depicted in Figure 18, allows the time base to be selected and its actions controlled.

**TIMEOUT\_SELECT.** (TMBASE D0-D1) determines the time base. A value of D1=0, D0=0 selects .25 seconds; 01 selects one second; 10 selects one minute; and 11 selects one hour.

If the external time base clock input is not connected to an external clock source, pin 10 should be connected to ground.

**TIMEOUT\_ENABLE.** (TMBASE D2) enables and disables the time base generator. When set to 0, TIMEOUT\_ENABLE stops current operation of the time base generator. When set to 1, TIMEOUT\_ENABLE resets and starts the time base generator. Reading TIMEOUT\_ENABLE provides an indication of the time base generator's status: if set to 0, the time base generator is off; if set to 1, the generator is currently operating.

CLOCK\_SELECT. (TMBASE D3) selects either RC or TMBASE as the clock for the Z8. If set to 0, RC will be the clock for the Z87100; if set to 1, TMBASE will be the clock. Determination of which clock is used upon Power-On Reset ("cold start") is mask-programmable, to be selected by the customer at the time ROM code is submitted. Upon a Stop-Mode Recovery warm start, however, the value of this bit (as is true for all the values of this register) is not reset. As a result, a customer could, for example, mask-program the Z87100 to power-up using RC and then, under software control, switch. Depending on the application, operation during the wake cycle could then be conducted using either RC or TMBASE.

The time base generator, if mask-optioned, are always on, but RC is off when not selected. When switching from TM-BASE to RC, internal circuitry waits for 128 valid clock cycles of TMBASE (4 msec @ 32 kHz) before effecting the switch from TMBASE to RC to insure that RC has stabilized. Internal circuitry also insures that the switch from RC to TMBASE or TMBASE to RC is glitch-free. It is recommended that any command to switch oscillators be followed by a loop that tests the value of CLOCK\_SELECT: the value of CLOCK\_SELECT will only change when the transition has fully taken place.

MODULATE\_SELECT. (TMBASE D4) controls the clocking out of data from the PN modulator's data shift register. If MODULATE\_SELECT is set to 0, the contents of PN ROM and the data hold register will be clocked out to be XOR'ed together; otherwise, if MODULATE\_SELECT is set to 1, only the contents of PN ROM will be clocked out. Timing of this operation depends on whether the data and PN clocks are integrally related, as determined by DATA CLOCK MODE, and whether PN modulation has

begun, as determined by PN\_MODULATE, as shown in Table 7.




Figure 20. Time Base Generator Control Register

Table 7. PN Modulation Stop/Start Control

PN_MODULATE 0→1	
MODULATE_SELECT=0 (PN-Modulated Data)	First data bit and first PN chip of the PN code sequence will be clocked out together at the next edge of the data clock (dclk).
MODULATE_SELECT=1 (PN Sequence Only)	First PN chip of the PN chip sequence will be clocked out at the next edge of the data clock (dclk).
PN_MODULATE=1	
MODULATE_SELECT 1→0 (PN Only → PN + Data)	If DATA_CLOCK_MODE=0 (integer number of PN code sequences per bit), then the first data bit will be clocked out with the next repetition of the first PN chip of the PN code sequence.
	If DATA_CLOCK_MODE=1 (independent PN code sequence length and data bit duration). then the first data bit will be clocked out at the the next edge of the data clock (dclk) together with the ongoing PN sequence.
MODULATE_SELECT 0 →1 (PN + Data → PN Only)	Last data bit will be clocked out with the immediately preceding edge of the data clock (dclk); code sequence output will continue according to the PN clock (pnclk).




Figure 21. Stop-Mode Register

Stop-Mode Recovery Register (SMR). This register selects the clock divide value and determines the mode of Stop-Mode Recovery (Figure 19). All bits are write only except bit 7, which is read only. Bit 7 is a flag bit that is hardware set on the condition of a STOP recovery and reset on a power-on cycle. Bit 6 controls whether a low level or high level is required from the recovery source. Bit 5 controls the reset delay after recovery. Bits 2, 3, and 4 of the SMR specify the source of the Stop-Mode Recovery signal. Bit 1 determines whether the selected oscillator, RC or TM-BASE, is divided by 1 or 2. Bit 0 controls the divide-by-16 prescaler of SCLK/TCLK.

**SCLK/TCLK** divide-by-16 select (D0). D0 of the SMR controls a divide-by-16 prescaler of SCLK/TCLK. The purpose of this control is to selectively reduce device power consumption during normal processor execution (SCLK control) and/or HALT mode (where TCLK sources the counter/timers and interrupt logic).

RC1 Clock divide-by-two (D1). This bit determines whether the RC1 clock is divided by two or one. When this bit is set to 1, the SCLK/TCLK is equal to the RC1 clock. This option can work together with the low EMI options in PCON register to reduce the EMI noise. Maximum clock frequency is 6 MHz when divide-by-one selection is active.

**Stop-Mode Recovery Source (D2,D3,D4).** These three bits of the SMR specify the wake-up source of the Stop-Mode Recovery (Figure 21 and Table 8).

Table 8. Stop-Mode Recovery Source

SMR D4	SMR D3	SMR D2	Operation Description of Action	
0	0	0	POR recovery only	
0	0	1	POR recovery only	
0	1	0	P31 transition	
0	1	1	Time Base Generator	
1	0	0	P33 transition	
1	0	1	P27 transition	
1	1	0	Logical NOR of Port 2 bits 0-3	
1	1	1	Logical NOR of Port 2 bits 0-7	

P31 and P33 cannot wake up from STOP mode if the input lines are configured as analog inputs.

**Stop-Mode Recovery Delay Select (D5).** This bit disables the nominal 5 ms RESET delay provided by the recovery timer circuit after Stop-Mode Recovery. The default condition of this bit is 1, enabling the delay. If this bit is 0, the extra delay is disabled, limiting the recovery delay to 18 cycles of RC1.

**Stop-Mode Recovery Level Select (D6).** A 1 in this bit position indicates that a high level on any one of the recovery sources wakes the device from STOP mode. A 0 indicates low level recovery. The default is 0 on POR (Figure 19).

Cold or Warm Start (D7). This bit is READ only. When the device enters STOP mode, D7 will be set to 1. D7 will only be reset to 0 to indicate "cold" start if the device is reset by either a Power-On Reset or by a Watch-Dog Timer Reset when the part is in normal operation. Otherwise, if the device is reset by a Watch-Dog Timer Reset when the part is in STOP mode or by any other SMR source, then this bit will continue to be set to 1 to indicate a "warm" start.

**Reset Upon Power-On.** Upon applying power to the Z87100, an internal reset pulse is generated which triggers the timing recovery circuit illustrated in Figure 22. Power-on reset (POR) behavior is different, however, depending on whether RC or TMBASE has been selected as the clock that drives the Z8<sup>®</sup>.

When RC is mask-selected to be the Z8 system clock, the recovery counter is clocked by an internal WDT (Watch-Dog Timer) oscillator. The system reset initiated by POR takes 5 ms and guarantees that the RC oscillations are stabilized before the first instruction is executed by the Z8. Subsequently, the recovery counter is used as the Watch-Dog Timer.

When TMBASE is mask-selected to be the default Z8 system clock upon power-on, recovery timing is controlled by the time base generator.

Watch-Dog Timer Mode Register (WDTMR). The WDT is a retriggerable one-shot timer that resets the Z8 if it reaches its terminal count. The WDT is initially enabled by executing the WDT instruction and retriggered on subsequent executions of the WDT instruction. The WDT timer circuit is driven by an on-board WDT oscillator or external clock source RC. The WDT does not use TMBASE. The WDT timer clock source is selected with bit 4 of the WDT-MR to use either the internal WDT oscillator and a reset delay of 5 ms, or RC1 and a reset delay of 512 RC1 clock cycles. Note that the WDT instruction may affect the zero, sign, and overflow flags.

Bits 0 and 1 control a tap circuit that determines the WDT time-out period. Bit 2 determines whether the WDT is active during HALT and bit 3 determines WDT activity during

STOP. If bits 3 and 4 of this register are both set to 1, only the WDT is only driven by the external clock during STOP mode. This feature makes it possible to wake up from STOP mode from an internal source. Bits 5 through 7 of the WDTMR are reserved (Figure 23).

The WDTMR register is accessible only during the first 64 processor cycles (128 oscillator clocks) from the execution of the first instruction after Power-On-Reset, Watch Dog Reset or a Stop-Mode Recovery (Figure 22). After this point, the register cannot be modified by any means, intentional or otherwise. The WDTMR cannot be read and is located in bank F of the Expanded Register Group at address location 0FH, as shown in Figure 23.




Figure 22. Stop-Mode Recovery Source

Note: The POR, with TMBASE the default Z8 clock source, takes 1.5 seconds the first instruction is executed by the Z8.

**WDT Time Select (D1,D0).** Selects the WDT time-out period. It is configured as shown in Table 9.

Table 9. WDT Time Select

D1	D0	Time-out of internal WDT OSC	Time-out of RC7 clock
0	0	5 ms min	512TpC
0	1	15 ms min	1024TpC
1	0	25 ms min	2048TpC
1	1	100 ms min	8192TpC

Note: The default on a WDT initiated RESET is 15 ms.

**WDT During HALT (D2).** This bit determines whether or not the WDT is active during HALT mode. A 1 indicates active during HALT. The default is 1.

**WDT During STOP (D3).** This bitdetermines whether or not the WDT is active during STOP mode. A 1 indicates active during STOP. The default is 1. If bits D3 and D4 are both set to 1, then only the WDT is driven by the external clock during STOP mode.

On-Board WDT Oscillator or RC Oscillator Select (D4). This bit determines which oscillator source is used to clock the internal recovery and WDT counter chain. If the bit is a 1 the internal WDT oscillator is bypassed and the recovery

1, the internal WDT oscillator is bypassed and the recovery and WDT clock source is driven from RC1. The default configuration of this bit is 0, which selects the internal WDT oscillator.

 $V_{CC}$  Voltage Comparator. An on-board Voltage Comparator checks that  $V_{CC}$  is at the required level to ensure correct operation of the device. Reset is globally driven if  $V_{CC}$  is below the specified voltage (typically 2.1V).

**Low-Voltage Protection (V\_{LV}).** The low voltage trip voltage ( $V_{LV}$ ) will be less than 3 volts and above 1.4 volts under the following conditions.


Maximum (V<sub>I V</sub>) Conditions:

 $T_A = 0^\circ$ , +70°C, Internal Clock Frequency equal or less than 2 MHz

**Notes:** The internal clock frequency is one half the external clock frequency, unless the device is divide-by-one mode.

The device functions normally at or above 3.0V under all conditions. Below 3.0V, the device functions normally until the Low-Voltage Protection trip point ( $V_{LV}$ ) is reached, for the temperatures and operating frequencies described above. The device is guaranteed to function normally at supply voltages above the low voltage trip point. The actual low voltage trip point is a function of temperature and process parameters (Figure 23).

**ROM Protect.** ROM protect is mask-programmable. It is selected by the customer at the time the ROM code is submitted. The selection of ROM protect disables the LDC and LDCI instructions.



Default setting after RESET

Figure 23. Watch-Dog Timer Mode Register

Z87100
Wireless Transmitter Zilog

### **FUNCTIONAL DESCRIPTION** (Continued)

**Z87100 Mask Options.** The following summarizes the mask options to be selected by the customer at the time of ROM code submittal:

RC/TMBASE

Determine whether "cold start" Initialization: uses RC or TMBASE as base clock.

ROM Protect Selects ROM protect. On/Off:




Figure 24. Timing Recovery Circuit (POR, WDT)




Figure 25. Typical Z87100 V<sub>LV</sub> Voltage vs Temperature

WDTMR (F) 0F

### **EXPANDED REGISTER FILE CONTROL REGISTERS**





Figure 26. Stop-Mode Recovery Register ((F) 0BH: Write Only)



((F) 0FH: Write Only)

### **EXPANDED REGISTER FILE CONTROL REGISTERS** (Continued)




Figure 28. PORT Control Register ((F) 00H: Write Only)




Figure 29. Reserved




Figure 30. Timer Mode Register (F1H: Read/Write)




Figure 31. Counter Timer 1 Register (F2H: Read/Write)




Figure 32. Prescaler 1 Register (F3H: Write Only)




Figure 33. Counter/Timer 0 Register (F4H: Read/Write)






Figure 34. Prescaler 0 Register (F5H: Write Only)



Note: Register settings are not reset upon Stop-Mode Recovery.

Figure 35. PN Modulator Control Register ((C) 00H: Read/Write)



Note: Register settings are not reset upon Stop-Mode Recovery.

Figure 36. PN ROM Relative Address Register ((C) 01H: Read/Write)






Figure 37. PN Code Length Register ((C) 02H: Read/Write)




Note: Register settings are not reset upon Stop-Mode Recovery.

Figure 38. PN Modulator Low-Byte Data Hold Register ((C) 03H: Write Only)



Note: Register settings are not reset upon Stop-Mode Recovery.


Figure 39. PN Modulator High-Byte Data Hold Register ((C) 04H: Write Only)



Note: Register settings are not reset upon Stop-Mode Recovery.


Figure 40. Data Clock Control Register ((C) 05H: Read/Write)

### **EXPANDED REGISTER FILE CONTROL REGISTERS** (Continued)




Note: Register settings are not reset upon Stop-Mode Recovery.

Figure 41. Time Base Generator Control Register ((C) 06H: Read/Write)



Note: Register settings are not reset upon Stop-Mode Recovery.

Figure 42. Port 2 Mode Register (F6H; Write Only)



Note: Register settings are not reset upon Stop-Mode Recovery.

Figure 43. Port 3 Mode Register (F7H: Write Only)




Figure 44. Port 0 and 1 Mode Register (F8H: Write Only)




Figure 45. Interrupt Priority Register (F9H: Write Only)




Figure 46. Interrupt Request Register (FAH: Read/Write)




Figure 47. Interrupt Mask Register (FBH: Read/Write)




Figure 49. Register Pointer (FDH: Read/Write)




Figure 48. Flag Register (FCH: Read/Write)




Figure 50. General-Purpose Register (FEH: Read/Write)




Figure 51. Stack Pointer (FFH: Read/Write)

### **DEVICE CHARACTERISTICS**




Figure 52. Typical  $I_{CC}$  vs Frequency




Figure 53. Typical  $V_{OL}$ ,  $V_{IL}$  vs Temperature




Figure 54. Typical  $V_{OH}, V_{IH}$  vs Temperature




Figure 55. Typical  $V_{OH}$  vs  $I_{OH}$  Over Temperature




Figure 56. Typical  $\rm I_{OL}$  vs  $\rm V_{OL}$  Over Temperature

Z87100 Wireless Transmitter




Figure 57. Typical Power-On Reset Time vs Temperature




Figure 58. Typical 5 ms WDT Setting vs Temperature

Z87100 Wireless Transmitter




Figure 59. Typical 15 ms WDT Setting vs Temperature




Figure 60. Typical 25 ms WDT Setting vs Temperature

Z87100 Wireless Transmitter




Figure 61. Typical 100 ms WDT Setting vs Temperature




Figure 62. Typical Frequency vs RC Resistance